Sheet 1 of 2 **FORM PTO-1449** U.S. DEPARTMENT OF COMMERCE Attorney's Docket No. Application No. (REY. 6,89) 21192-06625 10/040,852 Patent and Trademark Office INFORMATION DISCLOSURE CITATION Applicant Tommy K. Eng APR 1 0 2002 Group Art Unit Filing Date (Use several sheets if necessary) December 28, 2001 2825 **U.S. PATENT DOCUMENTS** TRADE Filing Date If Examiner Initial **Document Number** Date Name Class Subclass 5.870.308 02/09/99 Dangelo 395 500.02 TP Α1 TD A2 5,572,437 11/05/96 Rostoker et al. 364 489 TO **A3** 5,572,436 11/05/96 Dangelo et al. 364 489 TD A4 5,557,531 09/17/96 364 489 Rostoker et al. TI) **A5** 09/10/96 Dangelo et al. 364 489 5,555,201 0 A6 09/03/96 364 489 5,553,002 Dangelo et al. TD **A7** 5.544.067 08/06/96 Rostoker et al. 364 489 τ **8A** 5.544.066 08/06/96 Rostoker et al. 364 489 TD Α9 5,541,849 07/30/96 Rostoker et al. 364 489 PD A10 07/16/96 Giomi et al. 395 500 5,537,580 TP A11 06/25/96 500 5,530,841 Gregory et al. 395 TP A12 5,526,277 06/11/96 Dangelo et al. 364 489 97 A13 5,493,508 02/20/96 Dangelo et al. 364 489 TD A14 06/22/93 5,222,030 Dangelo et al. 364 489 FOREIGN PATENT DOCUMENTS Date **Document** Country Class Subclass **Translation** Yes Number No OT**B1** WO 96/02038 01/25/96 **PCT** G06F 17/50 TD EP B2 0 539 641 05/05/93 G06F 15/60 OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) Alpert, C. J. et al., "Quadratic Placement Revisited," Association for Computing Machinery, Inc., TD C₁ Design Automation Conference, pp. 752-757, June 1997. Dutt, N.D. et al., "RT Component Sets for High-Level Design Applications," VLSI Design, Gordon & TP C2 Breach, Switzerland, Vol. 5, No. 2, pp. 155-165, 1997. Kumar, T. et al., "Hierarchical Behavioral Partitioning for Multicomponent Synthesis," Proceedings C3 Euro-Dac '96, European Design Automation Conference with Euro-VHDL '96 and Exhibition (CAT No. 96CB36000), pp. 212-217, Los Alamitos, CA., September 1996. Nair, R. et al., "Generation of Performance Constraints for Layout," IEEE Transactions on Computer-TD C4 Aided Design, Vol. 8, No. 8, pp. 860-874, August 1989. Shahid, Kham, "RTL Foorplanning Speeds Deep-Submicron Design," Computer Design, Vol. 35, qTC₅ No. 2, pp. 103-106, February 1996. EXAMINER DATE CONSIDERED Muando

EXAMINER: Initial if references considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

				**.					
FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE (REV. 6-89) Patent and Trademark Office INFORMATION DISCLOSURE CITATION					Attorney's Docket N	Sheet 2 of 2 Application No.			
					21192-06625 10/040,852 Applicant Tommy K. Eng				
APR 1 0 2002 (Use several sheets if necessary)					Filing Date Group Art Unit December 28, 2001 2825				
U.S. PATENT					OCUMENTS				
Examine (10) tial	RADEMA	Document Number	Date .		Name	Class	Subclass	Filing Appro	
			<u> </u>				-		
									
							16		
		we see		•			DNHC		P
							TECHNOLOGY	PR 12	PECENEL
							Y CENTER 28 WO	2002	图
							EW 20	2	
								3	
			FOREIGN	PATENT	DOCUMENTS	3			
		Document Number	Date		Country	Class	Subclass	Trans Yes	lation No
			``						
		OTHER DOCU							
TD	C6	Tuck, B., "RTL floorporternational Edition,	Pennwell F	Publishing, U	SA, Vol. 35, No.	4, pp. 56-59, Ma	arch 1996.		
TD	C7	Venkatesh, S. V., "H Budgeter," IEEE Cus	stom Integra	ted Circuits	Conference, pp.	469-472, 1995.	Route Using	a Timi	ng
TD	C8	International Search	Report, PC	T/US99/0196	65, 4 pages, Aug	ust 4, 1999.			

EXAMINER: Initial if references considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

DATE CONSIDERED

PTO-1449 REV: 12/96

EXAMINER

8/13/03